

March 1998 Revised October 2002

#### 74VCX16827

# Low Voltage 20-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs

#### **General Description**

The VCX16827 contains twenty non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver carrying parity. The device is byte controlled. Each byte has NOR output enables for maximum control flexibility.

The 74VCX16827 is designed for low voltage (1.2V to 3.6V)  $\rm V_{CC}$  applications with I/O capability up to 3.6V.

The 74VCX16827 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- 1.2V to 3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- t<sub>P</sub>

2.5 ns max for 3.0V to 3.6V  $V_{CC}$ 

- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)

±24 mA @ 3.0V V<sub>CC</sub>

- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


Note 1:  $\overline{\text{To}}$  ensure the high-impedance state during power up or power down, OE should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver

#### **Ordering Code:**

Order Number	Package Number	Package Description
74VCX16827MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6,1mm Wide

Devices also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code


#### **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description
<del>OE</del> n	Output Enable Input (Active LOW)
I <sub>0</sub> -I <sub>19</sub>	Inputs
O <sub>0</sub> -O <sub>19</sub>	Outputs

## **Connection Diagram**



#### **Truth Tables**

	Inputs		Outputs
OE <sub>1</sub>	OE <sub>2</sub>	I <sub>0</sub> –I <sub>9</sub>	O <sub>0</sub> -O <sub>9</sub>
L	L	L	L
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Χ	Z


	Inputs		Outputs
OE <sub>3</sub>	OE <sub>4</sub>	I <sub>0</sub> –I <sub>9</sub>	O <sub>10</sub> -O <sub>19</sub>
L	L	L	L
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Х	Z


H = HIGH Voltage Level

#### **Functional Description**

The 74VCX16827 contains twenty non-inverting buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by Output Enable  $(\overline{OE}_n)$  inputs. When  $\overline{OE}_1$ , and  $\overline{OE}_2$  are LOW,  $O_0$ — $O_{10}$  are in the 2-state mode. When either  $\overline{OE}_1$ or  $\overline{\text{OE}}_2$  are HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs. The same applies for byte two with  $\overline{\text{OE}}_3$  and  $\overline{\text{OE}}_4.$ 

#### **Logic Diagrams**





L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance

#### **Absolute Maximum Ratings**(Note 2)

-0.5V to +4.6V Supply Voltage (V<sub>CC</sub>) DC Input Voltage (V<sub>I</sub>) -0.5V to +4.6V

Output Voltage (V<sub>O</sub>)

Outputs 3-STATED -0.5V to +4.6VOutputs Active (Note 3) -0.5 V to  $\text{V}_{\text{CC}} + 0.5 \text{V}$ -50 mA DC Input Diode Current ( $I_{IK}$ )  $V_I < 0V$ 

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} < 0V$ -50 mA  $V_{O} > V_{CC}$ +50 mA

DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$  $\pm 50 \text{ mA}$ 

DC V<sub>CC</sub> or GND Current per

Supply Pin (I<sub>CC</sub> or GND) ±100 mA

-65°C to +150°C Storage Temperature Range  $(T_{STG})$ 

#### **Recommended Operating** Conditions (Note 4)

Power Supply

1.2V to 3.6V Operating -0.3V to +3.6VInput Voltage

Output Voltage (V<sub>O</sub>)

Output in Active States 0V to  $V_{\mbox{\footnotesize CC}}$ Output in 3-STATE 0.0V to 3.6V

Output Current in  $I_{OH}/I_{OL}$ 

 $V_{CC} = 3.0V \text{ to } 3.6V$ ±24 mA

 $V_{CC} = 2.3V \text{ to } 2.7V$ ±18 mA  $V_{CC} = 1.65V \text{ to } 2.3V$ ±6 mA

 $V_{CC} = 1.4V$  to 1.6V ±2 mA  $V_{CC} = 1.2V$  $\pm$  100  $\mu A$ 

Free Air Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$  to 2.0V,  $V_{CC} = 3.0V$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: IO Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		
			1.65 - 2.3	0.65 x V <sub>CC</sub>		V
			1.4 - 1.6	0.65 x V <sub>CC</sub>		
			1.2	0.65 x V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	
			1.65 - 2.3		0.35 x V <sub>CC</sub>	V
			1.4 - 1.6		0.35 x V <sub>CC</sub>	
			1.2		0.05 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		
		$I_{OH} = -100 \mu A$	1.2	V <sub>CC</sub> - 0.2		

# DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7 - 3.6		0.2	
		I <sub>OL</sub> = 12 mA	2.7		0.4	
		$I_{OL} = 18 \text{ mA}$	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
		I <sub>OL</sub> = 12 mA	2.3		0.4	V
		$I_{OL} = 18 \text{ mA}$	2.3		0.6	V
		$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	
		I <sub>OL</sub> = 6 mA	1.65		0.3	
		$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.4		0.35	
		$I_{OL} = 100 \mu A$	1.2		0.05	
I	Input Leakage Current	0 ≤ V <sub>I</sub> ≤ 3.6V	1.2 - 3.6		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V	1.2 – 3.6		±10	μА
		$V_I = V_{IH}$ or $V_{IL}$	1.2 - 3.0		±10	μΑ
I <sub>OFF</sub>	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND	1.2 - 3.6		20	
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	1.2 - 3.6		±20	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

Note 5: Outputs disabled or 3-STATE only.

## AC Electrical Characteristics (Note 6)

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^\circ$	C to +85°C	Units	Figure
Syllibol	Farameter	Conditions	(V)	Min	Max	Onits	Number
t <sub>PHL</sub> ,	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	2.5		
t <sub>PLH</sub>			$2.5 \pm 0.2$	1.0	3.0		Figures 1, 2
			1.8 ± 0.15	1.5	6.0	ns	1,2
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.5 \pm 0.1$	1.0	12.0		Figures
			1.2	1.5	30		5, 6
t <sub>PZL</sub> ,	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.8		
t <sub>PZH</sub>			$2.5 \pm 0.2$	1.0	4.9		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	9.8	ns	1, 0, 1
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.5 \pm 0.1$	1.0	19.6		Figures
			1.2		49		5, 7, 8
t <sub>PLZ</sub> ,	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.7		
$t_{PHZ}$			$2.5 \pm 0.2$	1.0	4.2		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	7.6	ns	1, 2, 1
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2		Figures
			1.2		38		5, 7, 8
t <sub>OSHL</sub>	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$		0.5		
t <sub>OSLH</sub>	(Note 7)		$2.5 \pm 0.2$		0.5		
			$1.8 \pm 0.15$		0.75	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		
			1.2		1.5		

Note 6: For  $C_L = 50$   $_P$ F, add approximately 300 ps to the AC maximum specification.

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).


## **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = +25^{\circ}C$	Units
Oyiliboi		Conditions	(V)	Typical	Oiiits
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

## Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Cymbol	T didilicio	Conditions	Typical	J.III.
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 1.8, 2.5 \text{V or } 3.3 \text{V}, V_{I} = 0 \text{V or } V_{CC}$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	pF
		V <sub>CC</sub> = 1.8V, 2.5V or 3.3V		

# AC Loading and Waveforms (V $_{CC}$ 3.3V $\pm$ 0.3V to 1.8V $\pm$ 0.15V)



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	6V at $V_{CC} = 3.3V \pm 0.3V$ ; $V_{CC} \times 2$ at $V_{CC} = 2.5V \pm 0.2V$ ; $1.8V \pm 0.15V$
$t_{PZH}, t_{PHZ}$	GND

FIGURE 1. AC Test Circuit




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V <sub>CC</sub>				
Cymbol	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V		
V <sub>mi</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2		
V <sub>mo</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2		
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V		
V <sub>Y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V		

# AC Loading and Waveforms (V $_{CC}$ 1.5V $\pm$ 0.1V to 1.2V)



$t_{PLH}, t_{PHL}$
$t_{PZH},t_{PHZ}$
$t_{PZL},t_{PLZ}$

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	$V_{CC}$ x 2 at $V_{CC}$ = 1.5V $\pm$ 0.1V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

FIGURE 5. AC Test Circuit




FIGURE 6. Waveform for Inverting and Non-Inverting Functions




FIGURE 7. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 8. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V <sub>cc</sub>
- Cymbol	2.5V ± 0.2V
V <sub>mi</sub>	V <sub>CC</sub> /2
V <sub>mo</sub>	V <sub>CC</sub> /2
V <sub>X</sub>	V <sub>OL</sub> + 0.15V
V <sub>Y</sub>	V <sub>OH</sub> – 0.15V



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

Package Number MTD56

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com